[IEEE IEEE 2002 International Interconnect Technology Conference - Burlingame, CA, USA (3-5 June 2002)] Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519) - Integrated chip-scale simulation of pattern dependencies in copper electroplating and copper chemical mechanical polishing processes

[IEEE IEEE 2002 International Interconne

✍ Tugbawa, T. E. (author);Park, T. H. (author);Boning, D. S. (author) 📂 Article 📅 2002 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 268 KB

[IEEE IEEE 2002 International Interconne

[IEEE IEEE 2002 International Interconnect Technology Conference - Burlingame, CA, USA (3-5 June 2002)] Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519) - Scaling trends for the on chip power dissipation

✍ Chandra, G.; Kapur, P.; Saraswat, K.C. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 206 KB

[IEEE IEEE 2002 International Interconne

[IEEE IEEE 2002 International Interconnect Technology Conference - Burlingame, CA, USA (3-5 June 2002)] Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519) - Low-resistivity PVD α-tantalum: phase formation and integration in ultra-low k dielectric/copper damascene structures

✍ Donohue, H.; Gris, H.; Yeoh, J.C.; Buchanan, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 200 KB

[IEEE IEEE 2000 International Interconne

[IEEE IEEE 2000 International Interconnect Technology Conference - Burlingame, CA, USA (5-7 June 2000)] Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407) - Single mask metal-insulator-metal (MIM) capacitor with copper damascene metallization for sub-0.18 μm mixed mode signal and system-on-a-chip (SoC) applications

✍ Ruichen Liu, ; Cheng-Yih Lin, ; Harris, E.; Merchant, S.; Downey, S.W.; Weber, G 📂 Article 📅 2000 🏛 IEEE ⚖ 346 KB

[IEEE 2002 IEEE International Solid-Stat

[IEEE 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (3-7 Feb. 2002)] 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315) - A low-power RISC microprocessor using dual PLLs in a 0.13 μm SOI technology with copper interconnect and low-k BEOL dielectric

✍ Geissler, S.; Appenzeller, D.; Cohen, E.; Charlebois, S.; Kartschoke, P.; McCorm 📂 Article 📅 2002 🏛 IEEE ⚖ 484 KB