𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Device challenges and opportunities

✍ Scribed by Chenming Hu,

Book ID: 126762790
Publisher: IEEE
Year: 2004
Weight: 160 KB
Category: Article
ISBN-13: 9780780382893
DOI: 10.1109/VLSIT.2004.1345359

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - 5nm-gate nanowire FinFET

✍ Fu-Liang Yang, ; Di-Hong Lee, ; Hou-Yu Chen, ; Chang-Yun Chang, ; Sheng-Da Liu, 📂 Article 📅 2004 🏛 IEEE ⚖ 194 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Ultra-high speed Direct Tunneling Memory (DTM) for embedded RAM applications

✍ Tsunoda, K.; Sato, A.; Tashiro, H.; Ohira, K.; Nakanishi, T.; Tanaka, H.; Arimot 📂 Article 📅 2004 🏛 IEEE ⚖ 165 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Dual work function metal gate CMOS using CVD metal electrodes

✍ Narayanan, V.; Callegari, A.; McFeely, F.R.; Nakamura, K.; Jamison, P.; Zafar, S 📂 Article 📅 2004 🏛 IEEE ⚖ 190 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Laminated metal gate electrode with tunable work function for advanced CMOS

✍ Bae, S.H.; Bai, W.P.; Wen, H.C.; Mathew, S.; Bera, L.K.; Balasubramanian, N.; Ya 📂 Article 📅 2004 🏛 IEEE ⚖ 183 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - New guideline of Vdd and Vth scaling for 65nm technology and beyond

✍ Morifuji, E.; Yoshida, T.; Tsuno, H.; Kikuchi, Y.; Matsuda, S.; Yamada, S.; Nogu 📂 Article 📅 2004 🏛 IEEE ⚖ 187 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - 45nm CMOS platform technology (CMOS6) with high density embedded memories

✍ Iwai, M.; Oishi, A.; Sanuki, T.; Takegawa, Y.; Komoda, T.; Morimasa, Y.; Ishimar 📂 Article 📅 2004 🏛 IEEE ⚖ 179 KB