𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - 5nm-gate nanowire FinFET

✍ Scribed by Fu-Liang Yang, ; Di-Hong Lee, ; Hou-Yu Chen, ; Chang-Yun Chang, ; Sheng-Da Liu, ; Cheng-Chuan Huang, ; Tang-Xuan Chung, ; Hung-Wei Chen, ; Chien-Chao Huang, ; Yi-Hsuan Liu, ; Chung-Cheng Wu, ; Chi-Chun Chen, ; Shih-Chang Chen, ; Ying-Tsung Chen, ; Ying-Ho Chen, ; Chih-Jian Chen, ; Bor-Wen Chan, ; Peng-Fu Hsu, ; Jyu-Horng Shieh, ; Han-Jan Tao, ; Yee-Chia Yeo, ; Yiming Li, ; Jam-Wem Lee, ; Pu Chen, ; Mong-Song Liang, ; Chenming Hu,

Book ID: 121088229
Publisher: IEEE
Year: 2004
Weight: 194 KB
Category: Article
ISBN-13: 9780780382893
DOI: 10.1109/VLSIT.2004.1345476

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - New guideline of Vdd and Vth scaling for 65nm technology and beyond

✍ Morifuji, E.; Yoshida, T.; Tsuno, H.; Kikuchi, Y.; Matsuda, S.; Yamada, S.; Nogu 📂 Article 📅 2004 🏛 IEEE ⚖ 187 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - 45nm CMOS platform technology (CMOS6) with high density embedded memories

✍ Iwai, M.; Oishi, A.; Sanuki, T.; Takegawa, Y.; Komoda, T.; Morimasa, Y.; Ishimar 📂 Article 📅 2004 🏛 IEEE ⚖ 179 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - MOSFET current drive optimization using silicon nitride capping layer for 65-nm technology node

✍ Pidin, S.; Mori, T.; Nakamura, R.; Saiki, T.; Tanabe, R.; Satoh, S.; Kase, M.; H 📂 Article 📅 2004 🏛 IEEE ⚖ 184 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Direct measurement of stress dependent inversion layer mobility using a novel test structure

✍ Okagaki, T.; Tanizawa, M.; Uchida, T.; Kunikiyo, T.; Sonoda, K.; Igarashi, M.; I 📂 Article 📅 2004 🏛 IEEE ⚖ 176 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - 65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application

✍ Fung, S.K.H.; Huang, H.T.; Cheng, S.M.; Cheng, K.L.; Wang, S.W.; Wang, Y.P.; Yao 📂 Article 📅 2004 🏛 IEEE ⚖ 157 KB

[IEEE Digest of Technical Papers. 2004 S

[IEEE Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Honolulu, HI, USA (2004.06.17-2004.06.17)] Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004. - Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond

✍ Lee, C.H.; Yoon, J.M.; Lee, C.; Yang, H.M.; Kim, K.N.; Kim, T.Y.; Kang, H.S.; Ah 📂 Article 📅 2004 🏛 IEEE ⚖ 196 KB