𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc Proceedings. 34th International Symposium on Multiple-Valued Logic - Toronto, Ont., Canada (19-22 May 2004)] Proceedings. 34th International Symposium on Multiple-Valued Logic - Basic multiple-valued functions using recharge CMOS logic

✍ Scribed by Berg, Y.; Aunet, S.; Noess, O.; Mirmotahari, O.

Book ID: 120811429
Publisher: IEEE Comput. Soc
Year: 2004
Weight: 305 KB
Category: Article
ISBN-13: 9780769521305
DOI: 10.1109/ISMVL.2004.1319966

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc Proceedings. 34th Inte

[IEEE Comput. Soc Proceedings. 34th International Symposium on Multiple-Valued Logic - Toronto, Ont., Canada (19-22 May 2004)] Proceedings. 34th International Symposium on Multiple-Valued Logic - A novel multiple-valued logic design using ballistic carbon nanotube FETs

✍ Raychowdhury, A.; Roy, K. 📂 Article 📅 2004 🏛 IEEE Comput. Soc ⚖ 428 KB

[IEEE Comput. Soc Proceedings. 34th Inte

[IEEE Comput. Soc Proceedings. 34th International Symposium on Multiple-Valued Logic - Toronto, Ont., Canada (19-22 May 2004)] Proceedings. 34th International Symposium on Multiple-Valued Logic - Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit

✍ Soo Jin Park, ; Byoung Hee Yoon, ; Kwang Sub Yoon, ; Heung Soo Kim, 📂 Article 📅 2004 🏛 IEEE Comput. Soc ⚖ 352 KB

[IEEE Comput. Soc. Press 25th Internatio

[IEEE Comput. Soc. Press 25th International Symposium on Multiple-Valued Logic - Bloomington, IN, USA (23-25 May 1995)] Proceedings 25th International Symposium on Multiple-Valued Logic - Decomposition of multiple-valued functions

✍ Luba, T. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 528 KB

[IEEE Comput. Soc Proceedings. 34th Inte

[IEEE Comput. Soc Proceedings. 34th International Symposium on Multiple-Valued Logic - Toronto, Ont., Canada (19-22 May 2004)] Proceedings. 34th International Symposium on Multiple-Valued Logic - A single-electron-transistor logic gate family and its application - Part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions

✍ Inokawa, H.; Takahashi, Y. 📂 Article 📅 2004 🏛 IEEE Comput. Soc ⚖ 458 KB

[IEEE Comput. Soc. Press 26th IEEE Inter

[IEEE Comput. Soc. Press 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) - Santiago de Compostela, Spain (29-31 May 1996)] Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) - Low-energy logic circuit techniques for multiple valued logic

✍ Current, K.W.; Oklobdzija, V.G.; Maksimovic, D. 📂 Article 📅 1996 🏛 IEEE Comput. Soc. Press 🌐 English ⚖ 531 KB

[IEEE Comput. Soc. Press Proceedings. Th

[IEEE Comput. Soc. Press Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic - Guangzhou, China (29-31 May 1989)] Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic - Switched capacitor circuits in the implementation of multiple-valued logic

✍ Ho, H.L.; Smith, K.C. 📂 Article 📅 1989 🏛 IEEE Comput. Soc. Press ⚖ 793 KB