✦ LIBER ✦

[IEEE 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009) - San Francisco, CA (2009.02.8-2009.02.12)] 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 2Gb/s 15pJ/b/chip Inductive-Coupling programmable bus for NAND Flash memory stacking

✍ Scribed by Sugimori, Y.; Kohama, Y.; Saito, M.; Yoshida, Y.; Miura, N.; Ishikuro, H.; Sakurai, T.; Kuroda, T.

Book ID: 111938808
Publisher: IEEE
Year: 2009
Weight: 746 KB
Volume: 0
Category: Article
ISBN: 1424434580
DOI: 10.1109/isscc.2009.4977399

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2009 IEEE International Solid-Stat

[IEEE 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009) - San Francisco, CA (2009.02.8-2009.02.12)] 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - Single-inductor dual-input dual-output buck-boost fuel-cell-li-ion charging DC-DC converter supply

✍ Suhwan Kim, ; Rincon-Mora, G.A. 📂 Article 📅 2009 🏛 IEEE ⚖ 952 KB

[IEEE 2008 International Solid-State Cir

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure

✍ Park, Ki-Tae; Kim, Doogon; Hwang, Soonwook; Kang, Myounggon; Cho, Hoosung; Jeong 📂 Article 📅 2008 🏛 IEEE ⚖ 434 KB

[IEEE 2008 International Solid-State Cir

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A Dual-Band CMOS MIMO Radio SoC for IEEE 802.11n Wireless LAN

✍ Nathawad, L.; Zargari, M.; Samavati, H.; Mehta, S.; Kheirkhahi, A.; Chen, P.; Go 📂 Article 📅 2008 🏛 IEEE ⚖ 563 KB

[IEEE 2008 International Solid-State Cir

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 410GHz CMOS Push-Push Oscillator with an On-Chip Patch Antenna

✍ Seok, Eunyoung; Cao, Changhua; Shim, Dongha; Arenas, Daniel J.; Tanner, David B. 📂 Article 📅 2008 🏛 IEEE ⚖ 586 KB

[IEEE 2000 IEEE International Solid-Stat

[IEEE 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (7-9 Feb. 2000)] 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) - A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display

✍ Fukaishi, M.; Nakamura, K.; Heiuchi, H.; Hirota, Y.; Nakazawa, Y.; Ikeno, H.; Ha 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 256 KB

A 32 b microprocessor with on-chip 2 K b

A 32 b microprocessor with on-chip 2 K byte instruction cache: M Horowitz, J L Hennessy, P Chow, P G Gulak, J M Acken, A Agarwal, C Chu S A McFarling, S A Przybylski, S Richardson, A Salz, R T Simoni, D C Stark, P Steenkiste, S W K Tjang, M J Wing (Stanford Univ. Center for Integrated Syst., CA, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 30–31, 328. In German

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 98 KB

tained on an 8.4 • 8.4 mm 2 die. The circuit has been designed for an operating frequency of 30 MHz under worst-case conditions. Architectural features include 32-32-b general-purpose registers, 48 or 64-b virtual addressing, and multiprocessor capability, including semaphore instructions and suppor