[IEEE 2006 Symposium on VLSI Technology,
โฆ LIBER โฆ
[IEEE 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers. - Honolulu, HI, USA (June 13-15, 2006)] 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers. - Integration of Self-Formed Barrier Technology for 32nm-Node Cu Dual-Damascene Interconnects with Hybrid Low-k (PAr/SiOC) Structure
โ Scribed by Ohoka, Y.; Inoue, K.; Hayashi, T.; Komai, N.; Arakawa, S.; Kanamura, R.; Kadomura, S.
- Book ID
- 127295121
- Publisher
- IEEE
- Year
- 2006
- Weight
- 743 KB
- Category
- Article
- ISBN-13
- 9781424400058
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
[IEEE 2006 Symposium on VLSI Technology,
โ
Happ, T.; Breitwisch, M.; Schrott, A.; Philipp, J.; Lee, M.; Cheek, R.; Nirschl,
๐
Article
๐
2006
๐
IEEE
โ 761 KB
[IEEE 2006 Symposium on VLSI Technology,
โ
Cho, E.; Kim, T.-Y.; Cho, B.; Lee, C.-H.; Lee, J.; Fayrushin, A.; Lee, C.; Park,
๐
Article
๐
2006
๐
IEEE
โ 453 KB
[IEEE 2006 Symposium on VLSI Technology,
โ
Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M
๐
Article
๐
2006
๐
IEEE
โ 434 KB
[IEEE 2006 Symposium on VLSI Technology,
โ
Lai, E.-K.; Lue, H.-T.; Hsiao, Y.-H.; Hsieh, J.-Y.; Lee, S.-C.; Lu, C.-P.; Wang,
๐
Article
๐
2006
๐
IEEE
โ 406 KB
[IEEE 2006 Symposium on VLSI Technology,
โ
Liu, P.; Pan, J.; Chang, T.; Tsai, T.; Chen, T.; Liu, Y.; Tsai, C.; Lan, B.; Lin
๐
Article
๐
2006
๐
IEEE
โ 305 KB