✦ LIBER ✦

Identification and classification of single-event upsets in the configuration memory of sram-based fpgas

✍ Scribed by Ceschia, M.; Violante, M.; Reorda, M.S.; Paccagnella, A.; Bernardi, P.; Rebaudengo, M.; Bortolato, D.; Bellato, M.; Zambolin, P.; Candelori, A.

Book ID: 118002453
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 316 KB
Volume: 50
Category: Article
ISSN: 0018-9499
DOI: 10.1109/tns.2003.821411

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Errata to “Identification and Classifica

Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs”

✍ Ceschia, M.; Violante, M.; SonzaReorda, M.; Paccagnella, A.; Bernardi, P.; Rebau 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 69 KB

Increasing Reliability of FPGA-Based Ada

Increasing Reliability of FPGA-Based Adaptive Equalizers in the Presence of Single Event Upsets

✍ Liu, Shih-Fu; Sorrenti, Gabriele; Reviriego, Pedro; Casini, Fabio; Maestro, Juan 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 634 KB

Memory-cell layout as a factor in the si

Memory-cell layout as a factor in the single-event-upset susceptibility of submicron dice CMOS SRAM

✍ V. Ya. Stenin; I. G. Cherkasov 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 273 KB

Fault Classification for SRAM-Based FPGA

Fault Classification for SRAM-Based FPGAs in the Space Environment for Fault Mitigation

✍ Bolchini, C.; Sandionigi, C. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 156 KB

Cosmic Ray Simulation Experiments for th

Cosmic Ray Simulation Experiments for the Study of Single Event Upsets and Latch-Up in CMOS Memories

✍ Stephen, J H; Sanderson, T K; Mapper, D; Farren, J; Harboe-Sorensen, R; Adams, L 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 980 KB

[IEEE 12th IEEE International On-Line Te

[IEEE 12th IEEE International On-Line Testing Symposium (IOLTS'06) - Como, Italy (10-12 July 2006)] 12th IEEE International On-Line Testing Symposium (IOLTS'06) - Fault Tolerance Implementation within SRAM Based FPGA Design Based upon the Increased Level of Single Event Upset Susceptibility

✍ Berg, M. 📂 Article 📅 2006 🏛 IEEE ⚖ 178 KB