✦ LIBER ✦

High-performance embedded SOI DRAM architecture for the low-power supply

✍ Scribed by Yamauchi, T.; Morisita, F.; Maeda, S.; Arimoto, K.; Fujishima, K.; Ozaki, H.; Yoshihara, T.

Book ID: 119775631
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 242 KB
Volume: 35
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.859506

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Performance characteristics of SOI DRAM

Performance characteristics of SOI DRAM for low-power application

✍ Jong-Woo Park; Yun-Gi Kim; Il-Kwon Kim; Kyu-Charn Park; Kyu-Chan Lee; Tae-Sung J 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 311 KB

Low-Power, High-Performance Architecture

Low-Power, High-Performance Architecture of the PWRficient Processor Family

✍ Tse-Yu Yeh 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 765 KB

An embedded 32-b microprocessor core for

An embedded 32-b microprocessor core for low-power and high-performance applications

✍ Clark, L.T.; Hoffman, E.J.; Miller, J.; Biyani, M.; Luyun Liao; Strazdus, S.; Mo 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 328 KB

A capacitorless 1T-DRAM technology using

A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory

✍ Yoshida, E.; Tanaka, T. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 288 KB

Low-power architecture with scratch-pad

Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuse

✍ Milidonis, A.; Porpodas, V.; Alachiotis, N.; Kakarountas, A.P.; Michail, H.; Pan 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 871 KB

A design of high-performance pipelined a

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB