✦ LIBER ✦

High-level current macro model for logic blocks

✍ Scribed by Bodapati, S.; Najm, F.N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Levelized High-Level Current Model of Lo

✍ Lee, M.-S.M.; Wei-Ting Liao; Liu, C.-N.J. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 958 KB

Current-density centric logical effort d

✍ Hu, Y.; Bashirullah, R. 📂 Article 📅 2011 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 199 KB

A comprehensive delay macro modeling for

✍ Daga, J.M.; Auvergne, D. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 443 KB

The macro-modelling of logic functions f

✍ Sitkowski, M. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 290 KB

High-level modeling and design of asynch

✍ Yakovlev, A.V.; Koelmans, A.M.; Lavagno, L. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 762 KB

Current-limited switch-level timing simu

✍ Ruan, G.; Vlach, J.; Barby, J.A. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 743 KB