✦ LIBER ✦

Current-density centric logical effort delay model for high-speed current-mode logic circuits

✍ Scribed by Hu, Y.; Bashirullah, R.

Book ID: 120552243
Publisher: The Institution of Electrical Engineers
Year: 2011
Tongue: English
Weight: 199 KB
Volume: 47
Category: Article
ISSN: 0013-5194
DOI: 10.1049/el.2011.0673

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Current-Mode Logic for Low-Voltage, Hi

A Current-Mode Logic for Low-Voltage, High-Speed Mixed-Mode VLSI Circuits

✍ İ. Ens Ungan; Murat As¸kar 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 250 KB

3.3-V BiCMOS current-mode logic circuits

3.3-V BiCMOS current-mode logic circuits for high-speed adders

✍ Bellaouar, A.; Touzene, H. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 306 KB

Use of multiple-valued logic with 1.9-V

Use of multiple-valued logic with 1.9-V operational power supply to obtain a high-speed current-mode logic circuit

✍ Yasuhiro Sugimoto 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 635 KB

This paper proposes a new construction of bipolar current-mode (CML) logic circuits based on the multiple-valued logic concept. Applying the multiple-valued logic concept, the new logic function, which can replace the conventional stack logic circuit and can be operated by a low supply voltage, can

An Efficient Delay Model for MOS Current

An Efficient Delay Model for MOS Current-Mode Logic Automated Design and Optimization

✍ Musa, Osman; Shams, Maitham 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 651 KB

An analytical model for current, delay,

An analytical model for current, delay, and power analysis of submicron CMOS logic circuits

✍ Hamoui, A.A.; Rumin, N.C. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 212 KB

A Wired-AND Current-Mode Logic Circuit T

A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC

✍ Ismail Enis Ungan; Murat Acskar 📂 Article 📅 1997 🏛 Springer 🌐 English ⚖ 140 KB