✦ LIBER ✦

An analytical model for current, delay, and power analysis of submicron CMOS logic circuits

✍ Scribed by Hamoui, A.A.; Rumin, N.C.

Book ID: 120552394
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 212 KB
Volume: 47
Category: Article
ISSN: 1057-7130
DOI: 10.1109/82.877142

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Leakage current, active power, and delay

Leakage current, active power, and delay analysis of dynamic dual Vt CMOS circuits under P–V–T fluctuations

✍ Jinhui Wang; Na Gong; Ligang Hou; Xiaohong Peng; Ramalingam Sridhar; Wuchen Wu 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 449 KB

An Efficient Delay Model for MOS Current

An Efficient Delay Model for MOS Current-Mode Logic Automated Design and Optimization

✍ Musa, Osman; Shams, Maitham 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 651 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation Volume 2451 || Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level

✍ Hochet, Bertrand; Acosta, Antonio J.; Bellido, Manuel J. 📂 Article 📅 2002 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 161 KB

The International Workshop on Power and Timing Modeling, Optimization, and Simulation PATMOS 2002, was the 12th in a series of international workshops 1 previously held in several places in Europe. PATMOS has over the years evolved into a well-established and outstanding series of open European even

[IEEE IEEE 2002 Custom Integrated Circui

[IEEE IEEE 2002 Custom Integrated Circuits Conference - Orlando, FL, USA (12-15 May 2002)] Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) - Delay and power model for current-mode signaling in deep submicron global interconnects

✍ Bashirullah, R.; Wentai Liu, ; Cavin, R. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 444 KB

[IEEE 43rd IEEE Midwest Symposium on Cir

[IEEE 43rd IEEE Midwest Symposium on Circuits and Systems - Lansing, MI, USA (8-11 Aug. 2000)] Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144) - A non-zero delay model for glitch analysis in logic circuits

✍ Ki-Seok Chung, ; Taewhan Kim, ; Liu, C.L. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 437 KB

[IEEE 2003 10th IEEE International Confe

[IEEE 2003 10th IEEE International Conference on Electronics, Circuits, and Systems - Sharjah, United Arab Emirates (14-17 Dec. 2003)] 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 - A unified delay model for CMOS logic styles

✍ Shams, M. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 296 KB