✦ LIBER ✦

Floorplan Design for Multimillion Gate FPGAs

✍ Scribed by Lei Cheng; Martin D. F. Wong

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Floorplanning for Partially Reconfigurab

✍ Banerjee, P.; Sangtani, M.; Sur-Kolay, S. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 653 KB

ALSO: A system for chip floorplan design

✍ Y.C. Hsu; W.J. Kubitz 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 967 KB

An enhanced bottom-up algorithm for floo

✍ Thomas R. Mueller; D.F. Wong; C.L. Liu 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 561 KB

Hierarchical BSG floorplan for hierarchi

✍ Zhonglin Wu; Shigetoshi Nakatake; Atsushi Takahashi; Yoji Kajitani 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 477 KB

Design for Embedded Image Processing on

✍ Bailey, Donald G. 📂 Article 📅 2011 🏛 John Wiley & Sons (Asia) Pte Ltd ⚖ 329 KB

Design for Embedded Image Processing on

✍ Bailey, Donald G. 📂 Article 📅 2011 🏛 John Wiley & Sons (Asia) Pte Ltd ⚖ 582 KB