Hierarchical BSG floorplan for hierarchical VLSI circuit design
โ Scribed by Zhonglin Wu; Shigetoshi Nakatake; Atsushi Takahashi; Yoji Kajitani
- Publisher
- John Wiley and Sons
- Year
- 2001
- Tongue
- English
- Weight
- 477 KB
- Volume
- 85
- Category
- Article
- ISSN
- 1042-0967
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
In linear models with hierarchical interaction structures, product-type designs are shown to be D-optimal simultaneously for the whole parameter vector and for testing against any hierarchical submodel. Moreover, product type designs are also ~q-optimal for the highest-order interactions.
Orthogonal designs are very popular in many experimental studies because of their optimality properties, ease of analysis, and ease of interpretation. In this paper, we prove a necessary and su cient condition for a parallel-ats design to be orthogonal for estimating the factorial e ects of hierarch
Ideally, the high level language input to a silicon compiler should only contain information relevant to the structure and behaviour of the system specified, abstracting out as much as possible to the physical detail. This can be achieved by autolayout software which computes the placement of compon