✦ LIBER ✦

Fault tolerant arithmetic unit using duplication and residue codes

✍ Scribed by Jamel M. Tahir; Satnam S. Dlay; Raouf N.G. Naguib; Oliver R. Hinton

Book ID: 107920233
Publisher: Elsevier Science
Year: 1995
Tongue: English
Weight: 808 KB
Volume: 18
Category: Article
ISSN: 0167-9260
DOI: 10.1016/0167-9260(95)00004-y

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimum design of fault-tolerant arithme

Optimum design of fault-tolerant arithmetic array processors by using data coding

✍ Vincenzo Piuri 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 946 KB

Design of a fault-tolerant arithmetic ci

Design of a fault-tolerant arithmetic circuit based on distributed coding and its evaluation

✍ Takeshi Kasuga Member; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 805 KB

## Abstract The robust fault tolerance is a property that even if an error occurs in the arithmetic circuit, the result of operation does not differ much from the correct value. Such a property will become more important in the construction of a highly safe system. In the present digital system, th

[IEEE 2012 IEEE 18th International On-Li

[IEEE 2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012) - Sitges, Spain (2012.06.27-2012.06.29)] 2012 IEEE 18th International On-Line Testing Symposium (IOLTS) - Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design

✍ Gao, Zhen; Yang, Wenhui; Chen, Xiang; Zhao, Ming; Wang, Jing 📂 Article 📅 2012 🏛 IEEE ⚖ 281 KB

[IEEE 2010 IEEE International Symposium

[IEEE 2010 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT) - Kyoto, Japan (2010.10.6-2010.10.8)] 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems - Duplication Based One-to-Many Coding for Trojan HW Detection

✍ Keren, Osnat; Levin, Ilya; Karpovsky, Mark 📂 Article 📅 2010 🏛 IEEE ⚖ 192 KB

[IEEE 19th IEEE International Symposium

[IEEE 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. - Cannes, France (10-13 Oct. 2004)] 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings. - Compression of VLSI test data by arithmetic coding

✍ Hashempour, H.; Lombardi, F. 📂 Article 📅 2004 🏛 IEEE ⚖ 326 KB

[IEEE 22nd IEEE International Symposium

[IEEE 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007) - Rome, Italy (2007.09.26-2007.09.28)] 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007) - Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code

✍ Dutta, Avijit; Touba, Nur A. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 237 KB