✦ LIBER ✦

Fault simulation of parametric bridging faults in CMOS IC's

✍ Scribed by Dalpasso, M.; Favalli, M.; Olivo, P.; Ricco, B.

Book ID: 119777703
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 854 KB
Volume: 12
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.240087

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Bridging fault modeling and simulation f

Bridging fault modeling and simulation for deep submicron CMOS ICs

✍ Favalli, M.; Dalpasso, M. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 373 KB

Fault simulation of unconventional fault

Fault simulation of unconventional faults in CMOS circuits

✍ Favalli, M.; Olivo, P.; Damiani, M.; Ricco, B. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 514 KB

Dynamic effects in the detection of brid

Dynamic effects in the detection of bridging faults in CMOS ICs

✍ Michele Favalli; Piero Olivo; Bruno Riccò 📂 Article 📅 1992 🏛 Springer US 🌐 English ⚖ 600 KB

Dynamic effects in the detection of bridging faults in CMOS circuits are taken into account showing that a test vector designed to detect a bridging may be invalidated because of the increased propagation delay of the faulty signal. To overcome this problem, it is shown that a sequence of two test v

An efficient algorithm for parametric fa

An efficient algorithm for parametric fault simulation of monolithic IC's

✍ Strojwas, A.J.; Director, S.W. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 839 KB

An experimental study of testing techniq

An experimental study of testing techniques for bridging faults in CMOS ICs

✍ Lanzoni, M.; Favalli, M.; Ambanelli, M.; Olivo, P.; Ricco, B. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 427 KB

Logic testing of bridging faults in CMOS

Logic testing of bridging faults in CMOS integrated circuits

✍ Chess, B.; Larrabee, T. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 172 KB