✦ LIBER ✦

Electrical performance of III-V gate-all-around nanowire transistors

✍ Scribed by Razavi, Pedram; Fagas, Giorgos

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

3D nanowire gate-all-around transistors:

✍ C. Dupré; T. Ernst; V. Maffini-Alvaro; V. Delaye; J.-M. Hartmann; S. Borel; C. V 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 795 KB

Performance Evaluation of III–V Nanowire

✍ Jansson, Kristofer; Lind, Erik; Wernersson, Lars-Erik 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 896 KB

Analytical Gate Capacitance Modeling of

✍ Marin, Enrique G.; Ruiz, Francisco J. Garcia; Tienda-Luna, Isabel Maria; Godoy, 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 929 KB

Atomistic Modeling of Gate-All-Around Si

✍ Pecchia, A.; Salamandra, L.; Latessa, L.; Aradi, B.; Frauenheim, T.; Di Carlo, A 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 393 KB

Effects of Dielectric Constant on the Pe

✍ Alam, K.; Abdullah, M.A. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 819 KB

Effect of grain boundary on electric per

✍ Zhou, Yu-ming ;He, Yi-gang 📂 Article 📅 2011 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 463 KB