𝔖 Bobbio Scriptorium

✦ LIBER ✦

Dual-gate depletion-mode DMOS transistor for linear gain-control application

✍ Scribed by Sze-Hon Kwan; Chuang, C.T.; Muller, R.S.; White, R.M.

Book ID: 114593061
Publisher: IEEE
Year: 1979
Tongue: English
Weight: 536 KB
Volume: 26
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1979.19544

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A high current gain gate-controlled late

A high current gain gate-controlled lateral bipolar junction transistor with 90 nm CMOS technology for future RF SoC applications

✍ Shuo-Mao Chen; Yean-Kuen Fang; Wen-Kuan Yeh; I.C. Lee; Yen-Ting Chiang 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 450 KB

[IEEE IEEE InternationalElectron Devices

[IEEE IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. - Tempe, Arizon, USA (Dec. 5, 2005)] IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. - 85nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications

✍ Datta, S.; Ashley, T.; Brask, J.; Buckle, L.; Doczy, M.; Emeny, M.; Hayes, D.; H 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 518 KB