✦ LIBER ✦

dRAM design using the taper-isolated dynamic RAM cell

✍ Scribed by Leiss, J.E.; Chatterjee, P.K.; Holloway, T.C.

Book ID: 114594077
Publisher: IEEE
Year: 1982
Tongue: English
Weight: 924 KB
Volume: 29
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1982.20766

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

New design method for tapered buffer cir

New design method for tapered buffer circuit with TIS (Trench-Isolated Transistor using sidewall gate) and its application to high-density DRAMs

✍ Shigeyoshi Watanabe 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 682 KB

## Abstract A new design method has been conceived for a buffer circuit using TIS. In the buffer circuit of a taper type with a fan‐out of 3 intended for driving a large load capacitance, a new design procedure is conceived that minimizes the pattern area without sacrificing characteristics such as

High-performance cell transistor design

High-performance cell transistor design using metallic shield embedded shallow trench isolation (MSE-STI) for Gbit generation DRAM's

✍ Jai-Hoon Sim; Jae-Kyu Lee; Kinam Kim 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 253 KB

On the design of a high-static–low-dynam

On the design of a high-static–low-dynamic stiffness isolator using linear mechanical springs and magnets

✍ A. Carrella; M.J. Brennan; T.P Waters; K. Shin 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 406 KB

[ACM Press the 2006 international sympos

[ACM Press the 2006 international symposium - Tegernsee, Bavaria, Germany (2006.10.04-2006.10.06)] Proceedings of the 2006 international symposium on Low power electronics and design - ISLPED '06 - A 0.5-V FD-SOI twin-cell DRAM with offset-free dynamic-V T sense amplifiers

✍ Takemura, Riichiro; Itoh, Kiyoo; Sekiguchi, Tomonori 📂 Article 📅 2006 🏛 ACM Press ⚖ 578 KB