𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Doubling speed using strained Si/SiGe CMOS technology

✍ Scribed by Sarah H. Olsen; Matthew Temple; Anthony G. O'Neill; Douglas J. Paul; Sanatan Chattopadhyay; Kelvin S.K. Kwa; Luke S. Driscoll

Book ID
108289016
Publisher
Elsevier Science
Year
2006
Tongue
English
Weight
174 KB
Volume
508
Category
Article
ISSN
0040-6090

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Si/SiGe PMOSFET using P+implantation tec
Si/SiGe PMOSFET using P+implantation technology
✍ Jing Tan; Jingchun Li; Wanjing Xu; Jing Zhang; Kaizhou Tan; Mohua Yang πŸ“‚ Article πŸ“… 2007 πŸ› SP Science Press 🌐 English βš– 193 KB
High-speed divide-by-4/5 prescalers with
High-speed divide-by-4/5 prescalers with merged and gates using GaInP/GaAs HBT and SiGe HBT technologies
✍ Hung-Ju Wei; Chinchun Meng; YuWen Chang; Yi-Chen Lin; Guo-Wei Huang πŸ“‚ Article πŸ“… 2008 πŸ› John Wiley and Sons 🌐 English βš– 224 KB

## Abstract This paper demonstrates the divide‐by‐4/5 prescalers with merged AND gates in 2‐μm GaInP/GaAs heterojunction bipolar transistor (HBT) and 0.35‐μm SiGe HBT technologies. By biasing the HBT near the peak transit‐time frequency (f~T~), the maximum operating frequency of a D‐type flip‐flop

The quality of 200 mm diameter epitaxial
The quality of 200 mm diameter epitaxial Si wafers for advanced CMOS technology monitored using synchrotron X-ray topography
✍ Patrick J. McNally; A.N. Danilewsky; J.W. Curley; A Reader; R. RantamΓ€ki; T. Tuo πŸ“‚ Article πŸ“… 1999 πŸ› Elsevier Science 🌐 English βš– 747 KB

The control and characterisation of wafer defect and strain distributions is of crucial importance for the development of advanced Ultra Large Scale Integration (ULSI) circuits. Within the IC manufacturing sector 0.35 mm linewidth-based advanced Complementary Metal Oxide Semiconductor (CMOS) logic h