Domain Specific High-Level Synthesis for Cryptographic Workloads

✍ Scribed by Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay

Publisher: Springer Singapore
Year: 2019
Tongue: English
Leaves: 254
Series: Computer Architecture and Design Methodologies
Edition: 1st ed.
Category: Library

No coin nor oath required. For personal study only.

✦ Synopsis

This book offers an in-depth study of the design and challenges addressed by a high-level synthesis tool targeting a specific class of cryptographic kernels, i.e. symmetric key cryptography. With the aid of detailed case studies, it also discusses optimization strategies that cannot be automatically undertaken by CRYKET (Cryptographic kernels toolkit. The dynamic nature of cryptography, where newer cryptographic functions and attacks frequently surface, means that such a tool can help cryptographers expedite the very large scale integration (VLSI) design cycle by rapidly exploring various design alternatives before reaching an optimal design option. Features include flexibility in cryptographic processors to support emerging cryptanalytic schemes; area-efficient multinational designs supporting various cryptographic functions; and design scalability on modern graphics processing units (GPUs). These case studies serve as a guide to cryptographers exploring the design of efficient cryptographic implementations.

✦ Table of Contents

Front Matter ....Pages i-xxii
Introduction (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 1-4
Background (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 5-22
Dwarfs of Cryptography (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 23-49
High Level Synthesis for Symmetric Key Cryptography (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 51-90
Manual Optimizations for Efficient Designs (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 91-125
Study of Flexibility (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 127-168
Study of Scalability (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 169-194
Efficient Cryptanalytic Hardware (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 195-213
Conclusion and Future Work (Ayesha Khalid, Goutam Paul, Anupam Chattopadhyay)....Pages 215-217
Back Matter ....Pages 219-237

✦ Subjects

Engineering; Circuits and Systems; Security Science and Technology

📜 SIMILAR VOLUMES

Separation Logic for High-level Synthesi

📁 Separation Logic for High-level Synthesis

✍ Felix Winterstein (auth.) 📂 Library 📅 2017 🏛 Springer International Publishing 🌐 English

This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial ‘state of the art’. Implementing computation on customise

High-Level VLSI Synthesis

📁 High-Level VLSI Synthesis

✍ Daniel D. Gajski (auth.), Raul Camposano, Wayne Wolf (eds.) 📂 Library 📅 1991 🏛 Springer US 🌐 English

The time has come for high-level synthesis. When research into synthesizing hardware from abstract, program-like de scriptions started in the early 1970' s, there was no automated path from the register transfer design produced by high-level synthesis to a complete hardware imple mentation. As

Low-Power High-Level Synthesis for Nanos

📁 Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

✍ Priyardarsan Patra, Elias Kougianos, Nagarajan Ranganathan, Saraju P. Mohanty (a 📂 Library 📅 2008 🏛 Springer US 🌐 English

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integ

High-Level Synthesis for Real-Time Digit

📁 High-Level Synthesis for Real-Time Digital Signal Processing

✍ Jan Vanhoof, Karl Van Rompaey, Ivo Bolsens, Gert Goossens, Hugo De Man (auth.) 📂 Library 📅 1993 🏛 Springer US 🌐 English

High-Level Synthesis for Real-Time Digital Signal Processing is a comprehensive reference work for researchers and practicing ASIC design engineers. It focuses on methods for compiling complex, low to medium throughput DSP system, and on the implementation of these methods in the CATHEDR

Low-Power High-Level Synthesis for Nanos

📁 Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

✍ Saraju P. Mohanty, Nagarajan Ranganathan, Elias Kougianos, Priyardarsan Patra 📂 Library 📅 2008 🏛 Springer 🌐 English

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits addresses the need for analysis, characterization, estimation, and optimization of the various forms of power dissipation in the presence of process variations of nano-CMOS technologies. The authors show very large-scale integration

High-Level Synthesis Blue Book

📁 High-Level Synthesis Blue Book

✍ Fingeroff M. 📂 Library 🌐 English

2010, Mentor Graphics Corp.-286p. A must-have book for every C++ programmer.<div class="bb-sep"></div>"Are you an RTL or system designer that is currently using, moving, or planning to move to an HLS design environment? Finally, a comprehensive guide for designing hardware using C++ is here.