✦ LIBER ✦

Direct digital frequency synthesis of low-jitter clocks

✍ Scribed by Calbaza, D.E.; Savaria, Y.

Book ID: 119775831
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 71 KB
Volume: 36
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.910498

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE IEEE 2000 Custom Integrated Circui

[IEEE IEEE 2000 Custom Integrated Circuits Conference - Orlando, FL, USA (21-24 May 2000)] Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044) - Direct digital frequency synthesis of low-jitter clocks

✍ Calbaza, D.E.; Savaria, Y. 📂 Article 📅 2000 🏛 IEEE ⚖ 451 KB

Direct digital synthesizer with jittered

Direct digital synthesizer with jittered clock

✍ Yih-Chyun Jenq 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 132 KB

Low-power direct digital frequency synth

Low-power direct digital frequency synthesis for wireless communications

✍ Bellaouar, A.; O'brecht, M.S.; Fahim, A.M.; Elmasry, M.I. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 247 KB

A dividing ratio changeable digital PLL

A dividing ratio changeable digital PLL with low jitter using a multiphase clock divider

✍ Kuniaki Fujimoto; Mitsutoshi Yahara; Hirofumi Sasaki 📂 Article 📅 2011 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 751 KB

Output-Jitter Performance of Second-Orde

Output-Jitter Performance of Second-Order Digital Bang-Bang Phase-Locked Loops With Nonaccumulative Reference Clock Jitter

✍ Tertinek, S.; Feely, O. 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 332 KB

Low power digital PLL based TDC using lo

Low power digital PLL based TDC using low rate clocks

✍ Park, M.J.; Lee, C.S.; Boo, H.H.; Park, M.Y.; Lee, J.Y.; Yu, H.K.; Kim, S.D.; Mh 📂 Article 📅 2011 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 274 KB