✦ LIBER ✦

Device Scaling Considerations for Nanophotonic CMOS Global Interconnects

✍ Scribed by Manipatruni, S.; Lipson, M.; Young, I. A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimization and scaling of CMOS-bipolar

✍ De Los Santos, H.J.; Hoefflinger, B. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 668 KB

Modeling Interconnects for Post-CMOS Dev

✍ Rakheja, S.; Naeemi, A. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 620 KB

Future Trends in Microelectronics (From

✍ Luryi, Serge; Xu, Jimmy; Zaslavsky, Alex 📂 Article 📅 2010 🏛 John Wiley & Sons, Inc. ⚖ 886 KB

CMOS device noise considerations for ter

✍ Dronavalli, S.; Jindal, R.P. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 340 KB

Test consideration for nanometer-scale C

✍ Kaushik Roy; Mak, T.M.; Cheng, K.-T. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 125 KB

Deembedding Accuracy for Device Scale an

✍ Jaeho Lee, ; Jaehong Lee, ; Jongwook Jeon, ; Hee Sauk Jhon, ; Hyungcheol Shin 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 290 KB