๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Designing optimum one-level carry-skip adders

โœ Scribed by Kantabutra, V.

Book ID
119772180
Publisher
IEEE
Year
1993
Tongue
English
Weight
644 KB
Volume
42
Category
Article
ISSN
0018-9340

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Performance analysis of a two-level carr
Performance analysis of a two-level carry-skip adder implemented in complementary pass-transistor logic
โœ Antonio G.M. Strollo; Ettore Napoli ๐Ÿ“‚ Article ๐Ÿ“… 1998 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 478 KB

Performance evaluation of a two-level carry-skip adder using complementary pass-transistor logic (CPL) is presented in this paper. The adder is compared with a fulI-CMOS version of the two-level carry-skip architecture, with a carry-lookahead adder automatically generated with ALLIANCE CAD tools and

[IEEE Sixth International Symposium on Q
[IEEE Sixth International Symposium on Quality of Electronic Design (ISQED'05) - San Jose, CA, USA (21-23 March 2005)] Sixth International Symposium on Quality of Electronic Design (ISQED'05) - Closing the Gap between Carry Select Adder and Ripple Carry Adder: A New Class Closing the Gap between Carry Select Adder and Ripple Carry Adder: A New Class of Low-Power High-Performance Adders
โœ Amelifard, B.; Fallah, F.; Pedram, M. ๐Ÿ“‚ Article ๐Ÿ“… 2005 ๐Ÿ› IEEE โš– 144 KB