✦ LIBER ✦

Accelerated two-level carry-skip adders-a type of very fast adders

✍ Scribed by Kantabutra, V.

Book ID: 119772106
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 513 KB
Volume: 42
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.247841

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A note on designing two-level carry-skip

A note on designing two-level carry-skip adders

✍ Chan, Pak K. ;Schlag, Martine D. F. 📂 Article 📅 1991 🏛 Springer 🌐 English ⚖ 573 KB

Performance analysis of a two-level carr

Performance analysis of a two-level carry-skip adder implemented in complementary pass-transistor logic

✍ Antonio G.M. Strollo; Ettore Napoli 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 478 KB

Performance evaluation of a two-level carry-skip adder using complementary pass-transistor logic (CPL) is presented in this paper. The adder is compared with a fulI-CMOS version of the two-level carry-skip architecture, with a carry-lookahead adder automatically generated with ALLIANCE CAD tools and