✦ LIBER ✦

Designing low-power digital CMOS

✍ Scribed by Blair, G.M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power CMOS digital design with dual

✍ Kuroda, T.; Hamada, M. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 88 KB

Variable supply-voltage scheme for low-p

✍ Kuroda, T.; Suzuki, K.; Mita, S.; Fujita, T.; Yamane, F.; Sano, F.; Chiba, A.; W 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 331 KB

Converter-free multiple-voltage scaling

✍ Yi-Jong Yeh; Sy-Yen Kuo; Jing-Yang Jou 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 242 KB

Low-voltage low-power CMOS-RF transceive

✍ Steyaert, M.S.J.; De Muer, B.; Leroux, P.; Borremans, M.; Mertens, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 148 KB

A low-power CMOS time-to-digital convert

✍ Raisanen-Ruotsalainen, E.; Rahkonen, T.; Kostamovaara, J. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 783 KB

Design of low-power quaternary CMOS logi

✍ Chotei Zukeran; Chushin Afuso; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1986 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB