✦ LIBER ✦

Converter-free multiple-voltage scaling techniques for low-power CMOS digital design

✍ Scribed by Yi-Jong Yeh; Sy-Yen Kuo; Jing-Yang Jou

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design techniques for a low-power low-co

✍ Dong-Young Chang; Seung-Hoon Lee 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 100 KB

Variable supply-voltage scheme for low-p

✍ Kuroda, T.; Suzuki, K.; Mita, S.; Fujita, T.; Yamane, F.; Sano, F.; Chiba, A.; W 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 331 KB

Gate-level voltage scaling for low-power

✍ Yeh, C.; Chang, M.-C. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 502 KB

[IEEE 2011 IEEE 9th International New Ci

✍ Osaki, Yuji; Hirose, Tetsuya; Kuroki, Nobutaka; Numa, Masahiro 📂 Article 📅 2011 🏛 IEEE ⚖ 136 KB

[IEEE The 2004 47th Midwest Symposium on

✍ Tsung-Sum Lee, ; Wei-Chang Liu, ; Chun-Teng Chung, 📂 Article 📅 2004 🏛 IEEE ⚖ 429 KB