✦ LIBER ✦

Design of tapered buffers with local interconnect capacitance

✍ Scribed by Cherkauer, B.S.; Friedman, E.G.

Book ID: 119774259
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 467 KB
Volume: 30
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.341744

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Power-Aware Design of Nanometer MCML Tap

Power-Aware Design of Nanometer MCML Tapered Buffers

✍ Alioto, Massimo; Palumbo, Gaetano 📂 Article 📅 2008 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 283 KB

Optimum Design of Microstrip Interconnec

Optimum Design of Microstrip Interconnects Using Additional Coupling Capacitances

✍ Amirhosseini, M. Khalaj 📂 Article 📅 2005 🏛 Taylor and Francis Group 🌐 English ⚖ 183 KB

Design of CMOS tapered buffer for minimu

Design of CMOS tapered buffer for minimum power-delay product

✍ Jso-Sun Choi; Kwyro Lee 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 379 KB

Interconnect sizing and spacing with con

Interconnect sizing and spacing with consideration of coupling capacitance

✍ Cong, J.; He, L.; Cheng-Kok Koh; Zhigang Pan 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 190 KB

Design of Interconnection of Local Area

Design of Interconnection of Local Area Networks

✍ V.J.M.F. Filho; R.D. Galvão 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 434 KB

Design of interconnection of local area

Design of interconnection of local area networks

✍ Virgilio José Martins Ferreira Filho; Roberto Diéguez Galvão 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 441 KB

This paper addresses the interconnection of local area networks (LANs) using bridges. The interconnection problem is dicult to solve and feasible solutions are usually obtained through heuristics. The description of a simpli®ed approach to solve the problem of interconnecting LANs is followed by the