✦ LIBER ✦

Interconnect sizing and spacing with consideration of coupling capacitance

✍ Scribed by Cong, J.; He, L.; Cheng-Kok Koh; Zhigang Pan

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An analysis of interconnect line capacit

✍ E.T. Lewis 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 599 KB

Test structure measuring inter- and intr

✍ Kunikiyo, T.; Watanabe, T.; Kanamoto, T.; Asazato, H.; Shirota, M.; Eikyu, K.; A 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 657 KB

Shaping a VLSI wire to minimize Elmore d

✍ Youxin Gao; D.F. Wong 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 300 KB

Delay and noise estimation of CMOS logic

✍ Kevin T. Tang; Eby G. Friedman 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 403 KB

Optical Transceiver Chips Based on Co-In

✍ Xuezhe Zheng; Lexau, J.K.; Bergey, J.; Cunningham, J.E.; Ron Ho; Drost, R.; Kris 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 380 KB

Compact distributed RLC interconnect mod

✍ Venkatesan, R.; Davis, J.A.; Meindl, J.D. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 962 KB