𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design of CMOS tapered buffer for minimum power-delay product

✍ Scribed by Jso-Sun Choi; Kwyro Lee

Book ID: 119774087
Publisher: IEEE
Year: 1994
Tongue: English
Weight: 379 KB
Volume: 29
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.309912

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

One-hot residue coding for low delay-pow

One-hot residue coding for low delay-power product CMOS design

✍ Chren, W.A. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 234 KB

[IEEE 2009 4th International Design and

[IEEE 2009 4th International Design and Test Workshop (IDT) - Riyadh, Saudi Arabia (2009.11.15-2009.11.17)] 2009 4th International Design and Test Workshop (IDT) - Lower power, lower delay design scheme for CMOS tapered buffers

✍ Shebaita, Ahmed; Ismail, Yehea 📂 Article 📅 2009 🏛 IEEE ⚖ 660 KB

New Design of 2 VDD-Tolerant Power-Rail

New Design of 2 VDD-Tolerant Power-Rail ESD Clamp Circuit for Mixed-Voltage I/O Buffers in 65-nm CMOS Technology

✍ Chih-Ting Yeh; Ming-Dou Ker 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 309 KB

[IEEE 2008 International Conference on S

[IEEE 2008 International Conference on Signals and Electronic Systems - Krakow, Poland (2008.09.14-2008.09.17)] 2008 International Conference on Signals and Electronic Systems - Minimum power-delay product design of MCML gates

✍ Caruso, Giuseppe; Macchiarella, Alessio 📂 Article 📅 2008 🏛 IEEE 🌐 Polish ⚖ 123 KB

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Circuits and Systems (ISCAS) - Rio de Janeiro, Brazil (2011.05.15-2011.05.18)] 2011 IEEE International Symposium of Circuits and Systems (ISCAS) - Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology

✍ Frustaci, Fabio; Corsonello, Pasquale; Alioto, Massimo 📂 Article 📅 2011 🏛 IEEE ⚖ 564 KB

[IEEE IEEE/ACM International Conference

[IEEE IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers - San Jose, CA, USA (4-8 Nov. 2001)] IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281) - Power-delay modeling of dynamic CMOS gates for circuit optimization

✍ Rossello, J.L.; Segura, J. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 466 KB