𝔖 Bobbio Scriptorium

✦ LIBER ✦

One-hot residue coding for low delay-power product CMOS design

✍ Scribed by Chren, W.A.

Book ID: 121195799
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 234 KB
Volume: 45
Category: Article
ISSN: 1057-7130
DOI: 10.1109/82.664236

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of CMOS tapered buffer for minimu

Design of CMOS tapered buffer for minimum power-delay product

✍ Jso-Sun Choi; Kwyro Lee 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 379 KB

Design of low-power analog drivers based

Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators

✍ Hoi Lee, ; Mok, P.K.T.; Ka Nang Leung, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 541 KB

Perspectives on Analytical Modeling of S

Perspectives on Analytical Modeling of Small Geometry MOSFETs in SPICE for Low Voltage/Low Power CMOS Circuit Design

✍ Daniel Foty 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 311 KB

Comments on "Improved feedback ECL gate

Comments on "Improved feedback ECL gate with low delay-power product for the subnanosecond region"

✍ Hughes, J.B. 📂 Article 📅 1978 🏛 IEEE 🌐 English ⚖ 289 KB

[IEEE Proceedings of the International S

[IEEE Proceedings of the International Symposium on Low Power Electronics and Design - Monterey, CA, USA (2002.08.14-2002.08.14)] Proceedings of the International Symposium on Low Power Electronics and Design - Design techniques for low power high bandwidth upconversion in CMOS

✍ De Ranter, C.; Steyaert, M. 📂 Article 📅 2002 🏛 IEEE ⚖ 583 KB

[IEEE Proceedings of the International S

[IEEE Proceedings of the International Symposium on Low Power Electronics and Design - Monterey, CA, USA (2002.08.14-2002.08.14)] Proceedings of the International Symposium on Low Power Electronics and Design - Low-power VLSI decoder architectures for LDPC codes

✍ Mansour, M.M.; Shanbhag, N.R. 📂 Article 📅 2002 🏛 IEEE ⚖ 947 KB