𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Design of a low power GPS receiver in 0.18 μm CMOS technology with a ΣΔfractional-N synthesizer

✍ Scribed by Di Li; Yin-tang Yang; Jiang-an Wang; Bing Li; Qiang Long; Jary Wei; Nai-di Wang; Lei Wang; Qian-kun Liu; Da-long Zhang

Book ID
111843058
Publisher
SP Zhejiang University Press
Year
2010
Tongue
English
Weight
231 KB
Volume
11
Category
Article
ISSN
1869-1951

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low power and high conversion gain 21-GH
Low power and high conversion gain 21-GHz receiver front end in a standard 0.18 μm CMOS technology
✍ Chi-Chen Chen; Yo-Sheng Lin 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB

## Abstract This article describes a monolithic receiver front end comprising a low‐noise amplifier (LNA), a mixer, an intermediate‐frequency (IF) amplifier, and an IF filter implemented in a standard 0.18 μm CMOS technology.Current‐reused technique is used in the LNA to reduce power dissipation. C

Using CAD tools for shortening the desig
Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology
✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con