✦ LIBER ✦

Design-for-testability for embedded delay-locked loops

✍ Scribed by Egan, T.; Mourad, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design for testability in embedded softw

✍ Sahay, Gaurav 📂 Article 📅 2011 🏛 IEEE ⚖ 367 KB

Design techniques for testable embedded

✍ McCluskey, E.J. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 481 KB

Design for testability of embedded integ

✍ Arabi, K.; Kaminska, B. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 551 KB

Design for Delay Testability in High-Spe

✍ H.G. Kerkhoff; H. Speek; M. Shashani; M. Sachdev 📂 Article 📅 2001 🏛 Springer US 🌐 English ⚖ 445 KB

Primitive delay faults: identification,

✍ Krstic, A.; Kwang-Ting Cheng; Chakradhar, S.T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 356 KB

Correlation branch selection for extende

✍ Wilde, Andreas 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 711 KB