✦ LIBER ✦

Delay testable logical circuit design

✍ Scribed by A. Yu. Matrosova, E. A. Nikolaeva, E. V. Rumyantseva

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of Testable CMOS Logic Circuits U

✍ Jha, N.K.; Abraham, J.A. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 992 KB

Design of Testable Logic Circuits

✍ Taylor, G.E. 📂 Article 📅 1985 🏛 The Institution of Electrical Engineers ⚖ 72 KB

Design of testable logic circuits

✍ Bottorff, P.S. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 135 KB

Design of testable logic circuits

✍ Williams, T.W. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 123 KB

Highly testable design of BiCMOS logic c

✍ Osman, M.Y.; Elmasry, M.I. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 759 KB

A testable design of logic circuits unde

✍ Xiaoqing, W.; Kinoshita, K. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 596 KB