✦ LIBER ✦

Delay Test Generation: A Hardware Perspective

✍ Scribed by Jacob Savir

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hardware accelerated constrained random

✍ Pal, B.; Sinha, A.; Dasgupta, P.; Chakrabarti, P.P.; De, K. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 435 KB

Hierarchical Delay Test Generation

✍ C.P. Ravikumar; Nitin Agrawal; Parul Agarwal 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 119 KB

Opart: A hardware-description language f

✍ József Sziray; Zsolt Nagy 📂 Article 📅 1991 🏛 Elsevier Science ⚖ 557 KB

Hardware Generation of Random Single Inp

✍ R. David; P. Girard; C. Landrault; S. Pravossoudovitch; A. Virazel 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 610 KB

Fault models and test generation for har

✍ Harris, I.G. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 251 KB

High-level delay test generation for mod

✍ Joonhwan Yi; Hayes, J.P. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 826 KB