✦ LIBER ✦

Hardware accelerated constrained random test generation

✍ Scribed by Pal, B.; Sinha, A.; Dasgupta, P.; Chakrabarti, P.P.; De, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hardware Generation of Random Single Inp

✍ R. David; P. Girard; C. Landrault; S. Pravossoudovitch; A. Virazel 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 610 KB

Constrained Random Walk Meander Generati

✍ Surkan, Alvin J.; Van Kan, Joseph 📂 Article 📅 1969 🏛 American Geophysical Union 🌐 English ⚖ 569 KB

Delay Test Generation: A Hardware Perspe

✍ Jacob Savir 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 81 KB

Opart: A hardware-description language f

✍ József Sziray; Zsolt Nagy 📂 Article 📅 1991 🏛 Elsevier Science ⚖ 557 KB

Testability-Driven Random Test-Pattern G

✍ Lisanke, R.; Brglez, F.; de Geus, A.J.; Gregory, D. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 958 KB

Fault models and test generation for har

✍ Harris, I.G. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 251 KB