✦ LIBER ✦

Delay estimate in a capacitively loaded URC line

✍ Scribed by Zurada, J.M.; Liu, T.

Book ID: 114452381
Publisher: The Institution of Electrical Engineers
Year: 1987
Weight: 257 KB
Volume: 134
Category: Article
ISSN: 0143-7089
DOI: 10.1049/ip-g-1:19870037

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new delay-line kicker with capacitive

A new delay-line kicker with capacitive loading sandwiches

✍ Gerd Stange 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 425 KB

Design of a compact branch-line coupler

Design of a compact branch-line coupler using capacitance loading

✍ Tao Jing; Xiao-Wei Shi; Yu-Chun Guo; Lei Chen; Xiao-Qun Chen 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 240 KB

## Abstract This article presents a compact branch‐line coupler (BLC) for balanced‐type circuit application. It was designed by utilizing cascading multisection and capacitance‐loading technique for bandwidth increase and size reduction individually. The proposed BLC was simulated and fabricated. I

A methodology for estimating interconnec

A methodology for estimating interconnect capacitance for signal propagation delay in VLSls

✍ Margaret Gilligan; Shobha Gupta 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 535 KB

Delay and Power Expressions for a CMOS I

Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

✍ Victor Adler; Eby G. Friedman 📂 Article 📅 1997 🏛 Springer 🌐 English ⚖ 110 KB

Design of a microstrip filter using mult

Design of a microstrip filter using multiple capacitively loaded coupled lines

✍ Tang, C.W. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 172 KB

Group delay as an estimate of delay in l

Group delay as an estimate of delay in logic

✍ Vlach, J.; Barby, J.A.; Vannelli, A.; Talkhan, T.; Shi, C.J. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 381 KB