✦ LIBER ✦

Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

✍ Scribed by Victor Adler; Eby G. Friedman

Book ID: 110261250
Publisher: Springer
Year: 1997
Tongue: English
Weight: 110 KB
Volume: 14
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1008282308028

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Waveform analysis and delay prediction f

Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load

✍ Brajesh Kumar Kaushik; Sankar Sarkar; R.P. Agarwal 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 307 KB

A 1.2-V CMOS Oscillator for Capacitive a

A 1.2-V CMOS Oscillator for Capacitive and Resistive Sensor Applications

✍ Lasanen, K.; Kostamovaara, J. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 914 KB

A self-adjusting sinusoidal power source

A self-adjusting sinusoidal power source suitable for driving capacitive loads

✍ Ben-Yaakov, S.; Peretz, M.M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 521 KB

Inverter models of CMOS gates for supply

Inverter models of CMOS gates for supply current and delay evaluation

✍ Nabavi-Lishi, A.; Rumin, N.C. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 886 KB

90 dB, 90 MHz, 30 mW CMOS OTA for a high

90 dB, 90 MHz, 30 mW CMOS OTA for a high capacitive load

✍ Helfenstein, Markus; Huang, Qiuting; Moschytz, George S. 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 213 KB

The design of simple gain-enhancement con"gurations for cascode transistors is presented. Applying one-or two-stage di!erential ampli"ers or an improved regulated cascode con"guration in the feedback loop of a cascode, allows high-speed and high-gain super-transistors at low voltage to be designed.

A generalized algorithm for CMOS circuit

A generalized algorithm for CMOS circuit delay, power, and area optimization

✍ F.S. Lai 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 818 KB