𝔖 Bobbio Scriptorium

✦ LIBER ✦

Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load

✍ Scribed by Brajesh Kumar Kaushik; Sankar Sarkar; R.P. Agarwal

Book ID: 108298623
Publisher: Elsevier Science
Year: 2007
Tongue: English
Weight: 307 KB
Volume: 40
Category: Article
ISSN: 0167-9260
DOI: 10.1016/j.vlsi.2006.06.001

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay and Power Expressions for a CMOS I

Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

✍ Victor Adler; Eby G. Friedman 📂 Article 📅 1997 🏛 Springer 🌐 English ⚖ 110 KB

[IEEE Comput. Soc International Conferen

[IEEE Comput. Soc International Conference on Computer Design VLSI in Computers and Processors - Austin, TX, USA (12-15 Oct. 1997)] Proceedings International Conference on Computer Design VLSI in Computers and Processors - CMOS gate delay models for general RLC loading

✍ Arunachalam, R.; Dartu, F.; Pileggi, L.T. 📂 Article 📅 1997 🏛 IEEE Comput. Soc ⚖ 563 KB