✦ LIBER ✦

Delay analysis of Si NMOS Gbit/s logic circuits

✍ Scribed by Bayruns, R.J.; Johnston, R.L.; Fraser, D.L.; Fang, S.-C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Intrinsic gate delay of Si/SiGe integrat

✍ B. Mazhari; H. Morkoç 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 837 KB

An analytical model for current, delay,

✍ Hamoui, A.A.; Rumin, N.C. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 212 KB

Signature-Based SER Analysis and Design

✍ Krishnaswamy, S.; Plaza, S.M.; Markov, I.L.; Hayes, J.P. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 618 KB

Analysis of the effects of scaling on in

✍ Bothra, S.; Rogers, B.; Kellam, M.; Osburn, C.M. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 657 KB

Modeling and analysis of loading effect

✍ Mukhopadhyay, S.; Bhunia, S.; Roy, K. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 546 KB

A General Power Model of Differential Po

✍ Alioto, M.; Poli, M.; Rocchi, S. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 946 KB