✦ LIBER ✦

Delay analysis of CMOS gates using modified logical effort model

✍ Scribed by Kabbani, A.; Al-Khalili, D.; Al-Khalili, A.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay Estimation and Sizing of CMOS Logi

✍ Wang, C.C.; Markovic, D. 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 223 KB

An analytical model for current, delay,

✍ Hamoui, A.A.; Rumin, N.C. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 212 KB

Bifurcation analysis of predator–prey mo

✍ Pal, D.; Mahapatra, G. S.; Samanta, G. P. 📂 Article 📅 2014 🏛 Springer-Verlag 🌐 English ⚖ 662 KB

[IEEE ISCAS'99. 1999 IEEE International

✍ Theodoridis, G.; Theoharis, S.; Soudris, D.; Stouraitis, T.; Goutis, C. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 387 KB