✦ LIBER ✦

Controllability of Static CMOS Circuits for Timing Characterization

✍ Scribed by Ramyanshu Datta; Ravi Gupta; Antony Sebastine; Jacob A. Abraham; Manuel d’Abreu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Post-layout timing simulation of CMOS ci

✍ Deschacht, D.; Robert, M.; Azemard-Crestani, N.; Auvergne, D. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 736 KB

Piecewise-linear timing delay modeling f

✍ Deng, A.-C. 📂 Article 📅 1988 🏛 IEEE ⚖ 562 KB

An empirical timing characterization met

✍ Roger S. Shum; Martin C. Lefebvre 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 547 KB

Partitioning and analysis of static digi

✍ Hubner, U.; Vierhaus, H.T.; Camposano, R. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 542 KB

Efficient timing analysis for CMOS circu

✍ Shang-Zhi Sun; Du, D.H.C.; Hsi-Chuan Chen 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 176 KB

Characterization of 4 K CMOS Devices and

✍ Yoshikawa, N.; Tomida, T.; Tokuda, M.; Liu, Q.; Meng, X.; Whiteley, S.R.; VanDuz 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 197 KB