✦ LIBER ✦

Piecewise-linear timing delay modeling for digital CMOS circuits

✍ Scribed by Deng, A.-C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay-time modelling and critical-path v

✍ K.H. Kim; S.B. Park 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 897 KB

Delay-dependent non-synchronized robust

✍ Jianbin Qiu; Gang Feng; Jie Yang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 162 KB 👁 1 views

Convex Piecewise-Linear Modeling Method

✍ Jintae Kim; Vandenberghe, L.; Chih-Kong Ken Yang 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 265 KB

A subthreshold CMOS circuit for a piecew

✍ Kazuki Nakada; Tetsuya Asai; Tetsuya Hirose; Hatsuo Hayashi; Yoshihito Amemiya 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 560 KB

Noise-rejection model based on charge-tr

✍ Korshak, A. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 300 KB

A global delay model for domino cmos cir

✍ S. M. Kang; H. Y. Chen 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 711 KB