An Approach to Minimize the Test Configu
An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family
โ
M. Renovell; J.M. Portal; J. Figueras; Y. Zorian
๐
Article
๐
2000
๐
Springer US
๐
English
โ 124 KB