𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers

✍ Scribed by Herrera-Alzu, I.; Lopez-Vallejo, M.

Book ID: 120137413
Publisher: IEEE
Year: 2013
Tongue: English
Weight: 841 KB
Volume: 60
Category: Article
ISSN: 0018-9499
DOI: 10.1109/TNS.2012.2231881

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Proceedings 23rd International Con

[IEEE Proceedings 23rd International Conference Information Technology Interfaces. ITI 2001 - Pula, Croatia (2001.6.22-2001.6.22)] Proceedings of the 23rd International Conference on Information Technology Interfaces, 2001. ITI 2001. - Design of the neural processor optimized for Xilinx Virtex FPGA devices

✍ Hudec, J.; Hust'ava, M. 📂 Article 📅 2001 🏛 IEEE 🌐 Croatian ⚖ 208 KB

[IEEE Third IEEE International Workshop

[IEEE Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) - Kuala Lumpur, Malaysia (2006.01.17-2006.01.19)] Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06) - Hardware implementation for face detection on Xilinx Virtex-II FPGA using the reversible component transformation colour space

✍ Po-Leen Ooi, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 470 KB

[IEEE Comput. Soc 18th IEEE Internationa

[IEEE Comput. Soc 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems - Boston, MA, USA (3-5 Nov. 2003)] Proceedings. 16th IEEE Symposium on Computer Arithmetic - A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAs

✍ Alderighi, M.; Casini, F.; D'Angelo, S.; Mancini, M.; Marmo, A.; Pastore, S.; Se 📂 Article 📅 2003 🏛 IEEE Comput. Soc ⚖ 538 KB