𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors

✍ Scribed by Rajeev R. Rao; Kaviraj Chopra; David T. Blaauw; Dennis M. Sylvester


Book ID
115525723
Publisher
IEEE
Year
2007
Tongue
English
Weight
604 KB
Volume
26
Category
Article
ISSN
0278-0070

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Techniques to Reduce the Soft Error Rate
✍ Weaver, Christopher; Emer, Joel; Mukherjee, Shubhendu S.; Reinhardt, Steven K. πŸ“‚ Article πŸ“… 2004 πŸ› Association for Computing Machinery βš– 223 KB

Transient faults due to neutron and alpha particle strikes posea significant obstacle to increasing processor transistor counts infuture technologies. Although fault rates of individual transistorsmay not rise significantly, incorporating more transistors into adevice makes that device more likely t

[IEEE Comput. Soc 5th International Symp
[Advances in Intelligent and Soft Comput
✍ Satapathy, Suresh Chandra; Avadhani, P. S.; Abraham, Ajith πŸ“‚ Article πŸ“… 2012 πŸ› Springer Berlin Heidelberg 🌐 English βš– 502 KB

This volume contains the papers presented at INDIA-2012: International conference onΒ  Information system Design and Intelligent Applications held on January 5-7, 2012 in Vishakhapatnam, India. This conference was organized by Computer Society of India (CSI), Vishakhapatnam chapter well supported by