✦ LIBER ✦

Cognitive Tools for Writing: Scaffolding the Performance of Students through Technology

✍ Scribed by Carol Sue Englert; Xiuwen Wu; Yong Zhao

Book ID: 109163378
Publisher: Lawrence Erlbaum Associates, Inc.
Year: 2005
Tongue: English
Weight: 222 KB
Volume: 20
Category: Article
ISSN: 0938-8982
DOI: 10.1111/j.1540-5826.2005.00132.x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Development of the student placement eva

Development of the student placement evaluation form: A tool for assessing student fieldwork performance

✍ Heather Allison; Merrill J. Turpin 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 94 KB

How students build their performance exp

How students build their performance expectancies: The importance of need for cognition

✍ Oliver Dickhäuser; Marc-André Reinhard 📂 Article 📅 2010 🏛 Springer-Verlag 🌐 English ⚖ 167 KB

Performance evaluation tools for nuclear

Performance evaluation tools for nuclear based interrogation techniques — an application of the PFNA technology

✍ R.L Feinstein; D.A Keeley; J Bendahan 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 572 KB

The unrealistic claims for the effects o

The unrealistic claims for the effects of classroom blogging on English as a second language, students' writing performance

✍ Ming-Huei Lin; Chin-Ying Lin; Pi-Ying Hsu 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 50 KB

Procedural Facilitators and Cognitive St

Procedural Facilitators and Cognitive Strategies: Tools for Unraveling the Mysteries of Comprehension and the Writing Process, and for Providing Meaningful Access to the General Curriculum

✍ Scott Baker; Russell Gersten; David Scanlon 📂 Article 📅 2002 🏛 Lawrence Erlbaum Associates, Inc. 🌐 English ⚖ 142 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con