𝔖 Bobbio Scriptorium
✦   LIBER   ✦

CMOS planar spiral inductor modeling and low noise amplifier design

✍ Scribed by A. Telli; S. Demir; M. Askar

Publisher
Elsevier Science
Year
2006
Tongue
English
Weight
464 KB
Volume
37
Category
Article
ISSN
0026-2692

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Variable inductance planar spiral induct
Variable inductance planar spiral inductors and CMOS wideband amplifiers with inductive peaking
✍ Yo-Sheng Lin; Jia-Lun Chen; Ke-Hou Chen 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 275 KB

In this paper, a complete set of variable inductance (VI) planar spiral inductors with MOSFET switches are characterized and modeled for the first time. These VI inductors can be used to optimize the performances of CMOS wideband low-noise amplifiers (LNAs) with inductive peaking, to implement low-p

Low power size-efficient CMOS UWB low-no
Low power size-efficient CMOS UWB low-noise amplifier design
✍ Hee-Sauk Jhon; Ickhyun Song; Jongwook Jeon; MinSuk Koo; Byung-Gook Park; Jong Du 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 171 KB

## Abstract The design and measurement results of 3–5 GHz fully integrated ultra‐wideband (UWB) CMOS LNA are presented. To boost the transconductance of the LNA and to reduce circuit area effectively, we eliminate a source degeneration inductor using resistive‐feedback cascode structure. The implem

Design and analysis of a compact ultra-w
Design and analysis of a compact ultra-wideband CMOS low-noise amplifier
✍ Nackgyun Seong; Yohan Jang; Jaehoon Choi 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 371 KB

## Abstract In this letter, we proposed a low power, high gain, compact ultra‐wideband (UWB) low noise amplifier (LNA) using TSMC 0.18‐μm CMOS technology.To satisfy the wide input matching and high voltage gain requirements with low power consumption, a resistive current reused technique is utilize

Design of a 9 GHz CMOS low noise amplifi
Design of a 9 GHz CMOS low noise amplifier using gain-enhanced technique
✍ Sen Wang 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 405 KB

## Abstract In this article, a 9 GHz low noise amplifier (LNA) using gain‐enhanced technique is presented. The compact and high‐gain LNA with cascode topology is implemented in a standard 0.18‐μm CMOS process. The gain‐enhanced technique consists of two inductors in the common gate (CG) stage of th

Analysis and design of a fully integrate
Analysis and design of a fully integrated CMOS low-noise amplifier for concurrent dual-band receivers
✍ Y. P. Zhang; K. W. Chew; P. F. Wong 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 204 KB

This article thoroughly analyzes a concurrent dual-band low-noise amplifier (LNA) and carefully examines the effects of both active and passive elements on the performance of the dual-band LNA. As an example of the analysis, a fully integrated dual-band LNA is designed in a standard 0.18-m 6M1P CMOS