✦ LIBER ✦

CMOS on dual SOI thickness for optimal performance

✍ Scribed by H.C. Lo; C.T. Li; Y.T. Chen; C.T. Yang; W.C. Luo; W.Y. Lu; C.F. Cheng; T.L. Chen; C.H. Lien; H.T. Tsai; M.C. Chen; Samuel K.H. Fung; C.C. Wu

Book ID: 104052688
Publisher: Elsevier Science
Year: 2010
Tongue: English
Weight: 625 KB
Volume: 87
Category: Article
ISSN: 0167-9317
DOI: 10.1016/j.mee.2010.06.006

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On the Characteristics of CMOS Transisto

On the Characteristics of CMOS Transistors in Thick SOI Films

✍ Banisch, R. ;Tillacr, B. ;Richtek, H. H. ;Huhger, B. ;Barna, P. ;Schiller, V. ;A 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 318 KB

Optimizing CMOS technology for maximum p

Optimizing CMOS technology for maximum performance

✍ D. J. Frank; W. Haensch; G. Shahidi; O. H. Dokumaci 📂 Article 📅 2006 🏛 IBM 🌐 English ⚖ 628 KB

Advanced technologies for optimized sub-

Advanced technologies for optimized sub-quarter-micrometer SOI CMOS devices

✍ Hsiao, T.C.; Ping Liu; Woo, J.C.S. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 207 KB

Ge-on-SOI-Detector/Si-CMOS-Amplifier Rec

Ge-on-SOI-Detector/Si-CMOS-Amplifier Receivers for High-Performance Optical-Communication Applications

✍ Koester, S.J.; Schow, C.L.; Schares, L.; Dehlinger, G.; Schaub, J.D.; Doany, F.E 📂 Article 📅 2007 🏛 Optical Society of America 🌐 English ⚖ 584 KB

Oxide Thickness Scaling Limit for Optimu

Oxide Thickness Scaling Limit for Optimum CMOS Logic Circuit Performance

✍ Bowman, K.A. ;Lihui Wang, ;Xinghai Tang, ;Meindl, J.D. 📂 Article 📅 2000 🏛 IEEE ⚖ 115 KB

[IEEE 2012 IEEE International SOI Confer

[IEEE 2012 IEEE International SOI Conference - Napa, CA, USA (2012.10.1-2012.10.4)] 2012 IEEE International SOI Conference (SOI) - Optimized CMOS-SOI process for high performance RF switches

✍ Joshi, A. B.; Lee, S.; Chen, Y. Y.; Lee, T. Y. 📂 Article 📅 2012 🏛 IEEE ⚖ 656 KB