✦ LIBER ✦

CMOS logic circuits operate 125 MHz

Book ID: 103535321
Publisher: Elsevier Science
Year: 1986
Tongue: English
Weight: 132 KB
Volume: 10
Category: Article
ISSN: 0141-9331
DOI: 10.1016/0141-9331(86)90017-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS regenerative logic circuits

✍ Branko L. Dokić 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 407 KB

New solutions of inverter, NAND and NOR logic circuits with hysteresis transfer characteristic (Schmitt triggers} consisting of three standard CMOS logic circuits and one resistor are described in this paper. The input circuit determines the logic function of a Schmitt trigger and the other two are

Adiabatic dynamic CMOS logic circuit

✍ Kazukiyo Takahashi; Mitsuru Mizunuma 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 214 KB 👁 1 views

Robust testing of CMOS logic circuits

✍ Niraj K. Jha 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 545 KB

Non-inverting regenerative CMOS logic ci

Non-inverting regenerative CMOS logic circuits

✍ Zlatko V. Bundalo; Branko L. Dokić 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 492 KB

Non-inverting regenerative CMOS logic circuits (non-inverting Schmitt circuits) consisting of an input logic circuit and two inverters connected as a flip-flop are proposed in the paper. Static and dynamic characteristics and normal operation conditions are analysed.

Design of low-power quaternary CMOS logi

Design of low-power quaternary CMOS logic circuits

✍ Chotei Zukeran; Chushin Afuso; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1986 🏛 John Wiley and Sons 🌐 English ⚖ 641 KB

Self-checking CMOS circuits using pass-t

Self-checking CMOS circuits using pass-transistor logic

✍ Kanji Hirabayashi 📂 Article 📅 1991 🏛 Springer US 🌐 English ⚖ 193 KB

This article presents a new approach to implementing self-checking circuits in CMOS technology. Implementations are made self-checking with respect to a single line stuck-at 0/1 fault. It is assumed that stuck faults at a common gate of neighboring PMOS and NMOS are not independent and the contact b