✦ LIBER ✦

CMOS circuit optimization

✍ Scribed by Akira Kanuma

Book ID: 103389153
Publisher: Elsevier Science
Year: 1983
Tongue: English
Weight: 594 KB
Volume: 26
Category: Article
ISSN: 0038-1101
DOI: 10.1016/0038-1101(83)90160-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS circuit performance enhancement by

CMOS circuit performance enhancement by surface orientation optimization

✍ Leland Chang; Meikei Ieong; Min Yang 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 430 KB

A new circuit optimization technique for

A new circuit optimization technique for high performance CMOS circuits

✍ Chen, H.Y.; Kang, S.M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 790 KB

The optimization of a DRAM CMOS row deco

The optimization of a DRAM CMOS row decoder circuit

✍ Hideyuki Ozaki; Hiroshi Miyamot; Tadato Yamagata; Hideto Hidaka 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 700 KB

CMOS circuit testability

✍ Moritz, P.S.; Thorsen, L.M. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 398 KB

Ultra High-Speed CMOS Circuits || mm-Wav

Ultra High-Speed CMOS Circuits || mm-Wave Device Optimization

✍ Gharavi, Sam; Heydari, Babak 📂 Article 📅 2011 🏛 Springer New York 🌐 English ⚖ 482 KB

The book covers the CMOS-based millimeter wave circuits and devices and presents methods and design techniques to use CMOS technology for circuits operating beyond 100 GHz. Coverage includes a detailed description of both active and passive devices, including modeling techniques and performance opti

A generalized algorithm for CMOS circuit

A generalized algorithm for CMOS circuit delay, power, and area optimization

✍ F.S. Lai 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 818 KB